



## Dual Enhancement-Mode MOSFET (N- and P-Channel)

## Product Summary

	$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
N-Channel	20	0.125 @ $V_{GS} = 10$ V	$\pm 3.0$
		0.250 @ $V_{GS} = 4.5$ V	$\pm 2.0$
P-Channel	-20	0.200 @ $V_{GS} = -10$ V	$\pm 2.5$
		0.350 @ $V_{GS} = -4.5$ V	$\pm 2.0$

Recommended upgrade: Si9939

Lower profile/smaller size—see LITE FOOT® equivalent: Si6942DQ

Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	$V_{DS}$	20	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$I_D$	$\pm 3.0$	$\pm 2.5$	A
		$\pm 2.5$	$\pm 2.0$	
Pulsed Drain Current	$I_{DM}$	$\pm 10$	$\pm 10$	
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.6	-1.6	
Maximum Power Dissipation <sup>a</sup>	$P_D$	2.0		W
		1.3		
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

## Thermal Resistance Ratings

Parameter	Symbol	N- or P-Channel	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board,  $t \leq 10$  sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1212.

Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)







Parameter	Symbol	Test Condition	Min	Typ <sup>a</sup>	Max	Unit	
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	1.0			
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-1.0		V	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 10_0$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch		2		
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch		-2	$\mu\text{A}$	
		$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	N-Ch		25		
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$	P-Ch		-25		
On-State Drain Current <sup>b</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	N-Ch	10			
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	P-Ch	-10		A	
		$V_{DS} \geq 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	2			
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	-2			
Drain-Source On-State Resistance <sup>b</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 1.0 \text{ A}$	N-Ch		0.11	0.125	
		$V_{GS} = -10 \text{ V}, I_D = 1.0 \text{ A}$	P-Ch		0.16	0.200	
		$V_{GS} = 4.5 \text{ V}, I_D = 0.5 \text{ A}$	N-Ch		0.15	0.250	
		$V_{GS} = -4.5 \text{ V}, I_D = 0.5 \text{ A}$	P-Ch		0.30	0.350	
Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 3.0 \text{ A}$	N-Ch		3.7		
		$V_{DS} = -15 \text{ V}, I_D = -3.0 \text{ A}$	P-Ch		3.0	S	
Diode Forward Voltage <sup>b</sup>	$V_{SD}$	$I_S = 1.25 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.9	1.2	
		$I_S = -1.25 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		-0.9	-1.6	
<b>Dynamic<sup>a</sup></b>							
Total Gate Charge	$Q_g$	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 2.3 \text{ A}$ P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -2.3 \text{ A}$	N-Ch		5.2	25	$\text{nC}$
Gate-Source Charge	$Q_{gs}$		P-Ch		5.4	25	
Gate-Drain Charge	$Q_{gd}$		N-Ch		0.8		
Turn-On Delay Time	$t_{d(\text{on})}$		P-Ch		0.9		
Rise Time	$t_r$	N-Channel $V_{DD} = 20 \text{ V}, R_L = 20 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$ P-Channel $V_{DD} = -20 \text{ V}, R_L = 20 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$	N-Ch		2.0		$\text{ns}$
Turn-Off Delay Time	$t_{d(\text{off})}$		P-Ch		1.4		
Fall Time	$t_f$		N-Ch		5	15	
Source-Drain Reverse Recovery Time	$t_{rr}$		P-Ch		10	40	
		$I_F = 1.25 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		N-Ch	10	20	
				P-Ch	40	40	
				N-Ch	25	50	
				P-Ch	38	90	
				N-Ch	22	50	
				P-Ch	27	50	
				N-Ch	69	100	
				P-Ch	69	100	






## Notes

- a. Guaranteed by design, not subject to production testing.  
 b. Pulse test; pulse width duty cycle 2%.

## Typical Characteristics (25°C Unless Noted)







N-Channel



**Si9942DY****Typical Characteristics (25°C Unless Noted)****N-Channel**

## Typical Characteristics (25°C Unless Noted)

P-Channel



**Si9942DY****Typical Characteristics (25°C Unless Noted)****P-Channel**